

001_Index BB

002_Block_Diagram
003_I2C_ID_Overview
004_Change_Notice
010_BB_POWER_PDN
011_BB_POWER_PDN
012_BB_POWER_IO
013_BB_1_ADC/CLK
014_BB_2_MIPI
015_BB_3_MISC
016_BB_4_EMI
017_BB_AUXADC_Thermal
020_POWER_MT6365_Buck
021_POWER_MT6365_LDO
022_POWER_MT6365_General
023_POWER_MT6365_Clock
024_POWER_MT6315_BUCK
026_POWER_MT6360_LDO_BUCK
027_POWER_MT6360_General
028_POWER_MT6360_Charger
044_Memory_eMMC_LPDDR4X
061_PERI_6365_AUDIO_PMIC-IF
066_SPK
067_Receiver
068_MIC
069_Earphone
070_Battery/Sidekey
072_LCD/CTP IF
075_CAMERA IF
078_Flash/Vibrator

080_FingerPrint
082_SENSORS
084_SIM/SD IF
086_Testpoint/Shielding/GND
087_Sub PCB IF / USB IF


RF

101.RF_Block
102.RF_Transceiver_MT619M_Power
103.RF_Transceiver_MT6190M

105_POWER_EXT
106.APT/ET_Module_1
107.APT/ET_Module_2
108.VC7643-63#1_LTE_LMHB_TRX
109.VC7643_63#1
110.VC7643-63#2_NR_MHB_TRX
111.PRX_LNA_BANK
112.2G_PA_& Switch
113.N77/78 TRX
114.MHB_DRX_MIMO
115.DRX
117.N77/79_MIMO

120.ANT
144_WCN_MT6631
148_WIFI_FEM
149_GPS
151.Sar_sensor
152_NFC_PN557

02_Block_Diagram




03_I2C_ID_Overview

I2C	AP, SCP, SSPM	Function	I2C/I3C Spec.	I2C Slave Address (7-bit mode)
I2C-0			I2C	
I2C-1	SCP	M Sensor	I2C	MMC5603NUL I2C address: 0x0C (Read:0x61 Write:0x60)
		ALS+PS Sensor		AK09918C 0x46 I2C address: 0x46 (Read:0x19 Write:0x18)
I2C-2	AP	Main CAM **M	I2C	Hi1336: I2C address :0x1A (Read:0x41 Write:0x40) ; OV13B: I2C address :0x6C (Read:0x6D Write:0x6C) ; IMX258 I2C address: 0x50 (Read:0x21 Write:0x20) S5K3L6 I2C address: 0x50 (Read:0x21 Write:0x20)
I2C-3	AP	NFC	I2C	
		SAR		A96T346DFP I2C Address 0x20 (Read:0x41 Write:0x40)
I2C-4	AP	Front Camera	I2C	S5K4H7 I2C Address : (Read:0x5B Write:0x5A) Hi846 I2C Address: (Read:0x41 Write:0x40) GC8054 2C Address: (Read:0x6F Write:0x6E)
		Macro 2 M CAM		GC2375 I2C Address (Read:0X2F Write:0X2E) OV02A10 I2C Address (Read:0x7B Write:0x7A)
I2C-5	AP	MT6360	I2C	MT6360 PD's I2C address: 0X4E (Read:0x9D Write:0x9C) MT6360 PMIC's I2C address: 0x1A (Read:0x35 Write:0x34) MT6360 PMU's I2C address: 0x34 (Read:0x69 Write:0x68) MT6360 LDO's I2C address:0x64 (Read:0xC9 Write:0xC8)
I2C-6	AP	Smart PA	I2C	AW88264CSR Speaker AMP I2C Address: 0x34(Read:0x69 Write:0x68)
		LCM Gate Driver		SM5109 I2C address:0X3E (Read:0x7D Write:0x7C)
		LCM BACKLINGHT		AW99703 I2C address:0x36 (Read:0x6D Write:0x6C)
I2C-7	AP		I2C	TBD
I2C-8	AP	Depth 2 M CAM	I2C	OV02B1B I2C address: (Read:0x78 Write:0x79)
				GC2375B I2C address: (Read:0x2F Write:0x2E)
I2C-9	AP		I2C	
Note : I2C Spec. : Standard mode (100 kbps) and Fast mode (400 kbps), Fast mode Plus (1 Mbps) and High-speed mode (3.4 Mbps)				

04_Change_Notice

Date	Version	Page	Change notice
20120.10.15			Changed from 5G-C HW
20120.10.16			1st release

10_BB_POWER_PDN





Schematic design notice of "10_BB_POWER_PDN" page.

Note 10-1: Differential pair of PMIC remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)



12 BB POWER IO





Note 13-6: "AUD_DAT_MISO1" is trapping pin to select VEMC Voltage.

AUD_DAT_MISO1	VEMC Voltage
L (Default)	VEMC=3.0V
H (by external PU)	VEMC=2.5V

Schematic design notice:

Note 13-1: The load cap. have to be placed as close to REFP ball as possible.

Note 13-2: "PWRAP SPI0 CSN" and "AUD_DAT MOS0" I pin features in trapping pin to enable JTAG.

FWPWR_SPI0_CSN	AUD_DAT_MOSIO	AP JTAG	IO JTAG
H (Default)	L (Default)	N/A	N/A
H	(by external PD)	SPI0+EINT8	N/A
L (by external PD)	L	SPI0+EINT8	EINT16/EINT17/EINT18/EINT19/EINT20/EINT21/EINT22/I2C7
L (by external PD)	H (by external PD)	MSDC1_CLK, MSDC1_CMD, MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2	N/A

Note 13-3: "AUD_NLE_MOSI1" features in trapping pin to enable JTAG over USB 2.0 port.

AUD_NLE_MOSI1	USB JTAG
[24] L (Default)	USB 2.0
H	DP/DM output JTAG
(by external PU)	


Note 13-4: "AUD_SYNC_MOSI" and "AUD_NLE_MOSI0" pin features in trapping pin to booting (eMMC/UFS/SPI NOR).

AUD_SYNC_MOSI	AUD_NLE_MOSIO	Storage Booting
L (Default)	L (Default)	Only UFS boot
H (by external PU)	H (by external PU)	Only eMMC boot
H (by external PU)	L	Reserved
H (by external PU)	H (by external PU)	Reserved


Note 13-5: "AUD_DAT_MOSI1" and "AUD_DAT_MOSI2" pin features in trapping pin to enable DDR.





AUD_DAT_MOS1	AUD_DAT_MOS2	SPMI_P_SCL	DDR
L (Default)	L (Default)	L (Default)	LP4x-MCP-4266Mbps
L	H (by external PU)	L (Default)	LP4x-Discrete-4266Mbps
H (by external PU)	L	L (Default)	Reserved (P118/P157)
H (by external PU)	H (by external PU)	L (Default)	Reserved

```
Note : SPMI P_SCL for DDR
4266Mbps/3733Mbps Co-load,
'L' = 4266Mbps,
'H(by external PU)' = 3733Mbps
```



close the SoC

Title		014_BB_2_MIP1	REV: V10
DOCUMENT NO.:		90901_1_11_M12_20220916_1446	Size D
DEPARTMENT:		BB	DESIGNER: IrfanGiel
			
Date:		Friday, September 16, 2022	Sheet 14 of 57




File # 015_BB_3_MISC		REV: V10
DOCUMENT NO.: 96901_1_11_M12_28229916_1446		Size D
DEPARTMENT: BB		DESIGNER: Isufenglei
WINGTECH		
Date: Friday, September 18, 2022		Sheet 15 of 54




Note 16-1: R4001 please select 60.4 ohm (1%) resistor

17_BB_AUXADC_Thermal




20_POWER_MT6365-Buck





Circuit Type	BUCK Name (Application name)	Output Voltage Range(V)	BOOT Defalut	lout max(mA)
Buck	VPROC1 (DVDD_GPU)	0.40~1.19 (6.25mV/step)	ON(0.75)	4800
	VPROC2 (DVDD_PROC_L)	0.40~1.19 (6.25mV/step)	ON(0.75)	4800
	VGP11+12 (DVDD_PROC_B)	0.40~1.19 (6.25mV/step)	ON(0.75)	4800*2
	VCORE (DVDD_CORE)	0.40~1.3 (6.25mV/step)	ON(0.75)	4800
	VMODEM (VRF09_PMU)	0.50~1.10 (6.25mV/step)	OFF	4800
	VPU (VDIGRF_PMU)	0.40~1.19 (12.5.mV/step)	ON(0.7)	2400
	VS1 (VS1_PMU)	1.86~2.20 (12.5.mV/step)	ON(2.0)	2200
	VS2 (VS2_PMU)	1.20~1.50 (12.5.mV/step)	ON(1.35)	2500
	VPA (VPA_PMU)	0.50~3.40 (50mV/step)	OFF	1000

21_POWER_MT6365-LDO




LDO Name	Output Voltage(V)	BOOT Defalut	Iout max(mA)	Expected use
VEF28	2.80	OFF(2.8)	200	RF FE
VUSB	3.07	ON(3.07)	200	USB
VAUX18	1.84	ON(1.84)	50	AUXADC
VXO22	2.24	ON(2.24)	25	DCXO
VRFC	1.4@boot 1.6@work	ON(1.4)	10	DCXO
VBIF28	2.80	OFF(2.8)	50	Battery Interface
VRTC	2.80	ON(2.8)	2	RTC
DVDD18_DIG	1.80	ON(1.8)	10	PMIC Digital
VSIM1	1.7/1.8/1.86/2.76/3.0/3.1	OFF(1.86)	200	SIM
VSIM2	1.7/1.8/1.86/2.76/3.0/3.1	OFF(1.86)	200	SIM
VCN33_1	3.3/3.4/3.5/3.6	OFF(3.3)	800	Connectivity
VCN33_2	3.3/3.4/3.5/3.6	OFF(3.3)	800	Connectivity
VEMC	2.55/2.9/3.0/3.3	ON(3.0)	800	eMMC/UFS
VIO28	2.8/2.9/3.0/3.1/3.2/3.3	OFF(2.8)	200	IO&Sensor
VIBR	2.7/2.8/3/3.3	OFF(2.8)	200	Vibrator
VEFUSE	1.80	OFF(1.8)	300	EFUSE
VAUD18	1.80	ON(1.8)	300	Audio
VCAMIO	1.80	OFF(1.8)	300	Camera IO
VM18	1.80	ON(1.8)	300	DRAM
VRF18	1.80	OFF(1.8)	450	RF
VIO18	1.80	ON(1.8)	600	IO&Sensor
VCN18	1.80	OFF(1.8)	1200	Connectivity
VUFS	1.86	ON(1.86)	1200	eMMC/UFS
VBBCK	1.24	ON(1.24)	10	DCXO
VA09	0.85	ON(0.85)	300	DIGRF SRAM (VRF0P85 MEM_PMU)
VA12	1.2	ON(1.2)	300	AP Analog Module
VCN13	1.3	OFF(1.3)	350	Connectivity
VSRAM_PROC1	0.60~1.2 (6.25mV/step)	ON(0.85)	600	CPUB SRAM
VSRAM_PROC2	0.60~1.2 (6.25mV/step)	ON(0.85)	600	CPUL SRAM
VSRAM_OTHERS	0.60~1.2 (6.25mV/step)	ON(0.75)	600	OTHERS SRAM
VSRAM_MD	0.60~1.2 (6.25mV/step)	ON(0.85)	600	GPU SRAM
VRF12	1.2	ON(1.2)	800	AP Analog Module


22_POWER_MT6365-General



23_POWER_MT6365_Clock




Route XTAL1/ XTAL2/ AVDD18_AUXADC/ AUXADC_VIN/ AVSS18_AUXADC with 3mils width traces and well GND shielding.





Title		023_POWER_MT6365_Clock		REV: V10
DOCUMENT NO.:		96901_1_11_M12_20220916_1446		Size D
DEPARTMENT:		BB		DESIGNER: fufanghui
				
Date:		Friday, September 16, 2022		Sheet 23 of 15

MT6315 4-Phase Buck (GPU)




Title: 025_Reserved		REV: V10
DOCUMENT NO.: 9689_L_11_M12_20230918_1448		Size: D
DEPARTMENT: BB	DESIGNER: Subangul	
		
Date: Friday, September 16, 2023	Sheet: 25	of 152

26_POWER_MT6360_BUCK_LDO



Circuit Type	Name	Output Voltage Range(V)	BOOT Defalut	Iout max(mA)	Expected use
Buck	BUCK1	0.3~1.3 (5mV/step)	ON(1.125)	3000	VDRAM1
	BUCK2	0.3~1.3 (5mV/step)	ON(0.75)	3000	VSRAM_CORE+ADSP
LDO	LDO1	1.8/2/2.1/2.5/2.7/ 2.8/2.9/3/3.1/3.3	OFF(1.8)	150	Fingerprint
	LDO2	1.8/2/2.1/2.5/2.7/ 2.8/2.9/3/3.1/3.3	OFF(1.8)	200	CAM AVDD
	LDO3	1.8/2.9/3/3.3	OFF(3.0)	200	SD Card
	LDO5	2.9/3/3.3	OFF(3.0)	800	SD Card
	LDO6	0.75	ON(0.75)	300	EMI_VMDDR
	LDO7	0.6	ON(0.6)	600	EMI_VDDQ

27_POWER_MT6360_General




Note 27-1: UVLO_SEL pin is define difference UVLO power configuration.The power configuration is used to Ruvlosel (R2706) to select.

Note 27-2: HW_TRAPPING is define difference power configuration.The power configuration is used to Rhw_trapping (R2709&R2704) to select.


REG_PMU0x04[7:5]: HW_SYSUV_SEL[2:0]	RUVLO_SEL Range(Q)		
	Min	Typ	Max
000 (2.8V)	Short to VDDA		
001 (2.9V)	936K	1.8M	---
010 (3.0V)	234K	430K	663K
011 (3.1V)	58K	100K	165K
100 (3.2V)	14K	28K	41K
101~111 (3.3V)	---	7.5K	10K

REG_PMU0x99[2:0] HW_TRAPPING[2:0]	Rhw_trapping Range(Ω)			BUCK1	BUCK2	LDO6	LDO7
	Min	Typ	Max				
000	Short to VDDA			0.725V	1.125V	0.75V	0.6V
001	936K	1.8M	---	0.725V	1.125V	X	1.8V
010 (Default)	234K	430K	663K	1.125V	0.725V	0.75V	0.6V
011	58K	100K	165K	1.125V	0.725V	X	1.8V
100	14K	28K	41K	0.725V	1.225V	X	X
101	3.8K	7.5K	10K	1.225V	0.725V	X	X
110	0.96K	1.6K	2.4K	0.725V	1.125V	X	X
111	---	422	603	0.725V	0.725V	X	X

28_POWER_MT6360_Charger



44_Memory_eMMC_LPDDR4X



Schematic design notice of "44_Memory_UFS_LPDDR4X" page.


Note 44-1: Please refer to power supply related page select LDO7_VOUT / BUCK1_LX output voltage properly for LPDDR4X

Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.


Note 44-3: Please refer to uMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of UFS.

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC (>10uF, at PMIC page):
please also refer to MMD and layout guide for placement.

2.4G Wi-Fi BT/5G WIFI




Title		148_WIFI_FEM	REV: V10	
DOCUMENT NO.:		DWG Name = 96001_1_11_M12_20220916_148		Size D
DEPARTMENT: WINGTECH-SH			DESIGNER: PENGLIZHONG	
Date: Friday, September 16, 2022			Sheet 56 of 59	




Title	140_GPS	REV	V10
DOCUMENT NO.	SMP-Name = 9801_1_11_M12_20220916_140		
DEPARTMENT	WINGTECH-SH	DESIGNER	PENGLEIYONG
Date	Friday, September 16, 2022	Sheet	57 of 58

61_POWER_MT6365_AUDIO




FOR NA

FOR Global




067_Receiver

Receiver




Title067_Receiver		REV: V10
DOCUMENT NO.: 9899_L_1_11_0113_20220916_1446		Rev: 0
DEPARTMENT: BB		DESIGNER: Subanghi
Date: Friday, September 16, 2022		Sheet 67 of 68


MAIN MIC




second Microphone




Earphone Microphone




Title		069_Earphone	REV: V10
DOCUMENT NO.:		96901_1_11_M12_26220916_1446	Size D
DEPARTMENT:		BB	DESIGNER: Jufanghui
			
Date:		Friday, September 16, 2022	Sheet 69 of 152

Date: Friday, September 16, 2022 Sheet 70 of 152


072_LCD/CTP IF




Main LCM




LCM Gate Drive



LCD-BACKLIGHT



Micro Camera 2M



LDO for Main Camera 48M DVDD and Front Camera DVDD

R7502 Change to 1%

LDO1 for CAMERA AVDD 2.8V 0.3A

TPS79150

U7901

BIAS OUT

IN ADJ

R7502

10K 1% 0201

TPS79150

2.8V 20% 0.3V 0201

CAM_DVDD

TPS79150

U7902

BIAS OUT

IN ADJ

R7503

10K 1% 0201


CAM_AVDD1_2V8

VCAMD_1V2_EN		Voltage/V
high Z		1.1V
LOW		1.2V

MAIN CAM AFVCC	Depth CAM AVDD2
VCAMD_1V2_EN	CAM_AVDD2_V18
CAM_AVDD1_V18	CAM_AVDD2_V18
LDO_V18	LDO_V18

078_Flash/RGB/Vibrator


Flash LED



HAPTIC & ERM


Title: 078_FlashVibrator		REV: V10
DOCUMENT NO.: 96891_L_11_M12_20230918_1446		Size: D
DEPARTMENT: BB		DESIGNER: Subangul
Date: Friday, September 16, 2022		Sheet: 78 of 152

080_FingerPrint




082_SENSORS


Accerometer



Accerometer + Gyro Sensor Optional

**ALS+PS**

TMD27123



Schematic design notice of "82_PERI_SENSORS_MEMs_ALS/PS" page.

Note 82-1: [M sensor] Keep a minimum distance of 15mm from power ICs / PCB traces of more than 100mA / magnet component. Check HW design notice for more detail

Note 82-2: [A+G] For optimized GPS performance, please check HW design notice for Sensor selection guide

Note 82-3: [A+G] MUST use SPI for optimized sensor hub performance **DO NOT USE I2C**

Note 82-4: [A+G] Suggest choose sensor support **FIFO watermark interrupt** otherwise we cannot support Hifi-sensor, daydream VR. And Sensor-location accuracy will become worse.

Note 82-5: [Baro] Reserve Baro sensor for LPPe feature (Must for North America Operator / NA SKU)

Note 82-6: DO NOT share Sensor hub i2C to other non-SCP device

Note 82-7: Interrupt pin of MEMS sensor must be assign to ball EINT[12:0]

Vendor	Manufacture PN	Slave Address (7-bit)	I2C Address(8-bit)	Remark
Sensortek	STK33562	0X46	Read:0X8C Write:0X8D	

Title 062_SENSORS		REV: V10
DOCUMENT NO.: 06001_1_11_012_20220916_1446		Size D
DEPARTMENT: BS		DESIGNER: Isufengai
		
Date: Friday, September 16, 2022	Sheet 82 of 57	

084_SIM/SD IF

SIM CARD

SIM1

SIM2

SD

SIM1


SIM2

SHIELDING



防刮钢片

DETECT



T_Card





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		





Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		



Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		




Pin	Signal	Pin	Signal
15	SD_CARD_DET_N_PMU	15	EINT_SIM1_2
27	SD_CARD_DET_N_PMU		



086_Testpoint/Shielding/GND


SIDEKEY




FORCE DOWNLOAD




USB




Battery




UART



JTAG




MARK/Shield/Lable/PCB




Hole



Spring GND



Customer P/N




OVP




LTR	REVISIONS		
	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

RF Block Diagram




Title 101.RF_Block		REV: V10
DOCUMENT NO.: 9887_1_11_RF0_0028946_1448		Sta: Custom
DEPARTMENT: RF	DESIGNER: Xue Wei	
WINGTECH		
Date: Friday, September 16, 2022		Sheet 101 of 102

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		



Title		102.RF_Transceiver_MT6195F Power	
DOCUMENT NO.:		90901_1_11_M12_20220916_1448	Size Custom
DEPARTMENT:		RF	DESIGNER: Xue Wei
			
Date:		Friday, September 16, 2022	Sheet 102 of 152

Title		103.RF_Transceiver_MT6190		Rev: V10	
DOCUMENT NO.: 90901_1_1_M12_20220916_1446				Size Custom	
DEPARTMENT: RF		DESIGNER: Xun Wei			
					
Date: Friday, September 16, 2022			Sheet 103 of 152		



104.RF interface


REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

Title 104.RF interface		REV: V10
DOCUMENT NO.: 96901_1_11_M12_28235016_1446		Size Custom
DEPARTMENT: RF		DESIGNER: Xue Wei
		
Date: Friday, September 16, 2022		Sheet 104 of 152

VERSION	1	EDITED BY	LAST_EDITOR	LAST EDIT DATE	2-23-2007_10:06
---------	---	-----------	-------------	----------------	-----------------


105_POWER_EXT

External VRFIO18_LDO




Title105_POWER_EXT		REV: V10
DOCUMENT NO.: 00001_1_11_0112_20220916_1446		Rev: 0
DEPARTMENT: BB		DESIGNER: Ning Xianu
Date: Friday, September 16, 2022		Sheet 105 of 102

6308M_APT_1#



Title: 106.APTRET_Module_1		REV: V03
DOCUMENT NO.: 98801_1_1_M12_28235916_1446		Rev: Custom
DEPARTMENT: RF		DESIGNER: Sun Mei
Date: Friday, September 10, 2009		Sheet: 102 of 120


6308M_APT_2#




1 REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

Title 107.APT/ET_Module_2		REV: V10
DOCUMENT NO.: 90901_1_11_M12_20220916_1446		Size Custom
DEPARTMENT: RF	DESIGNER: Xiao Wei	
WINGTECH		
Date: Friday, September 16, 2022	Sheet	107 of 152









PRX_MXD83K5A



TXM PA IN




VCC MB PAM MB




File	112G_PA_Switch	REV: V10
DOCUMENT NO:	88881_1_11_M12_20220916_1446	Size: 0
DEPARTMENT:	RF	DESIGNER: Ren-shaping
Date:	Friday, September 16, 2022	Sheet: 112 of 152

B48/N77/79_TRX




Title 113.N77/78 TRX		REV: V10
DOCUMENT NO.: 96901_1_11_M12_20220916_1446		Size D
DEPARTMENT: RF	DESIGNER: Ran shuping	
WINNTECH		
Date: Friday, September 16, 2022	Sheet	113 of 152

MHB_DRX_MIMO




Title 114.MHB_DRX_MIMO		REV: V10
DOCUMENT NO.: 96901_1_11_M12_20220916_1446		Size D
DEPARTMENT: RF		DESIGNER: Ren shuping
LYINGTECH		
Date: Friday, September 16, 2022		Sheet 114 of 152



ANT0





ANT1




ANT2




ANT4




ANT5




ANT3




ANT7




ANT8




ANT9




N77\79_PRX_MIMO



N77\79_DRX




N77\79_DRX_MIMO



Title		118.XXXXXXX	REV: V10
DOCUMENT NO.		889/L_11_012_20220916_1448	Rev: D
DEPARTMENT:		RF	DESIGNER: Xue Wei
			
Date: Friday, September 16, 2022		Sheet	118 of 152

151.Sar_sensor


REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		



File: 151.Sar_sensor	REV: V10
DOCUMENT NO: 0001_1_1_M15_002000_1446	Site: Custom
DEPARTMENT: WINGTECH-0A	DESIGNER: - New V10
WINGTECH	
Date: Friday, September 16, 2022	Sheet: 151 of 07


VERSION	EDITED BY	LAST EDIT DATE
1	LAST_EDITOR	2-23-2007_10:06

USB Connector



File	01.USB IF	REV: V10
DOCUMENT NO.:	9891_2_11_M12_28220914	Size D
DEPARTMENT:	DESIGNER: DESIGNER	
		
Date:	Wednesday, September 14, 2022	Sheet 1 of 4

J201



Dedicated VIA to Main GND

BEVINGTECH

SH3011

屏蔽罩

97

The diagram shows a blue rectangular box labeled "屏蔽罩" (Shielding Enclosure). A red line, representing a cable, extends from the bottom center of the box and connects to a ground symbol. The number "97" is positioned near the connection point of the cable to the ground.

JS10
SN
SN-3x3mm

J311

SN

SN-3x3mm

J308
ICO-WATERPROOF-D

J309

ICOWATERPROOF-D

MARK

MARK

FM301

squar-small-mark-sq0_5

FM301


squar-small-mark-sq0_5

FM303


squa-small-mark-sq0_5

FM303

squa-small-mark-sq0_5



ANT0



ANT1



FILE	04.ANT	REV: V10
DOCUMENT NO.	9689_L2_11_M12_20230914	Rev D
DEPARTMENT	DEPARTMENT	DESIGNER
Date: Tuesday, July 26, 2022	Sheet 4	of 4

